

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/063,737	05/09/2002	Jimmy Hsu	8727-US-PA	6244		
31561	7590 06/10/2004		EXAM	EXAMINER		
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE 7 FLOOR-1, NO. 100 ROOSEVELT ROAD, SECTION 2			BOWERS, BRANDON			
			ART UNIT	PAPER NUMBER		
TAIPEI, 10	0		2825			
TAIWAN			DATE MAILED: 06/10/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

	1	Application No.	Applicant(s)				
		10/063,737	HSU, JIMMY				
Office Action Summa	iry E	xaminer	Art Unit				
	E	Brandon W Bowers	2825				
Th MAILING DATE of this co Period for Reply	mmunication appea	rs on the cover she t with ti	ne correspondence ad	idress			
A SHORTENED STATUTORY PER THE MAILING DATE OF THIS COM - Extensions of time may be available under the p after SIX (6) MONTHS from the mailing date of t - If the period for reply specified above is less that - If NO period for reply is specified above, the max - Failure to reply within the set or extended period Any reply received by the Office later than three earned patent term adjustment. See 37 CFR 1.3	MMUNICATION. rovisions of 37 CFR 1.136(a his communication. n thirty (30) days, a reply wi dimum statutory period will a for reply will, by statute, ca months after the mailing da	a). In no event, however, may a reply the thin the statutory minimum of thirty (30 apply and will expire SIX (6) MONTHS use the application to become ABAND	ne timely filed days will be considered time from the mailing date of this of ONED (35 U.S.C. § 133).				
Status							
1) Responsive to communication	n(s) filed on 19 Mar	ch 2004.					
2a)⊠ This action is FINAL.	<u> </u>						
′ 							
, , ,	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) ☐ Claim(s) <u>16-22</u> is/are pending 4a) Of the above claim(s) 5) ☐ Claim(s) is/are allowed 6) ☐ Claim(s) <u>16-22</u> is/are rejected 7) ☐ Claim(s) is/are objecte 8) ☐ Claim(s) are subject to	is/are withdrawn d to.		•				
Application Papers				•			
9)☐ The specification is objected to	by the Examiner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is obje	cted to by the Exar	niner. Note the attached Of	fice Action or form P	TO-152.			
Priority under 35 U.S.C. § 119							
<u> </u>	e of: priority documents h priority documents h copies of the priority ernational Bureau (nave been received. nave been received in Appli documents have been rec PCT Rule 17.2(a)).	cation No eived in this Nationa	l Stage			
Attachment(s)							
1) Notice of References Cited (PTO-892)		4) Interview Sumr	nary (PTO-413)				
2) Notice of Draftsperson's Patent Drawing R		Paper No(s)/Ma	il Date	CO 450)			
 Information Disclosure Statement(s) (PTO- Paper No(s)/Mail Date 	1449 or PTO/SB/08)	5) Notice of Inform 6) Other:	nal Patent Application (PT	U-152)			

Office Action Summary

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 16-22 are rejected under 35 U.S.C. 102(b) as being anticipated by Sharma et al, US Patent No. 5,990,547.

In reference to claim 16, Sharma teaches a multi-layered substrate having a voltage reference signal circuit layout therein (Figure 1 and column 3 line 53 – column 4 line 19) comprising at least one signal layer having a plurality of signal traces (column 3, lines 54-55), a non-signaling layer having a voltage reference signal trace (column 3, lines 55-56), and a conductive plane between the signal layer and the non-signal layer (column 3, lines 1-13).

In reference to claim 17, Sharma teaches wherein the non-signaling layer includes at least one power plane (column 3, lines 53-57).

In reference to claim 18, Sharma teaches wherein the non-signaling layer includes at least one ground layer plane (column 3, lines 53-57).

In reference to claim 19, Sharma teaches wherein the non-signaling layer includes at least one power plane and a plurality of signal traces (column 3, lines 57-column 4, line 19).

Art Unit: 2825

In reference to claim 20, Sharma teaches wherein the non-signaling layer includes at least one ground layer plane and a plurality of signal traces (column 3, lines 57-column 4, line 19).

In reference to claim 21, Sharma teaches wherein the conductive plane includes a ground plane (column 3, lines1-13 and 55-57).

In reference to claim 22, Sharma teaches wherein the conductive plane includes a power plane (column 3, lines1-13 and 55-57).

Claims are rejected under 35 U.S.C. 102(b) as being anticipated by Honsinger et al., US Patent No. 5,500,804.

In reference to claim 16, Honsinger teaches a multi-layered substrate having a voltage reference signal circuit layout therein comprising at least one signal layer having a plurality of signal traces, a non-signaling layer having a voltage reference signal trace, and a conductive plane between the signal layer and the non-signal layer (Figure 1 and column 3 line 64 – column 4 line 33).

In reference to claim 17, Honsinger teaches wherein the non-signaling layer includes at least one power plane (Figure 1 and column 3 line 64 – column 4 line 33).

In reference to claim 18, Honsinger teaches wherein the non-signaling layer includes at least one ground layer plane (Figure 1 and column 3 line 64 – column 4 line 33).

Application/Control Number: 10/063,737

Art Unit: 2825

In reference to claim 19, Honsinger teaches wherein the non-signaling layer includes at least one power plane and a plurality of signal traces (Figure 1 and column 3 line 64 – column 4 line 33).

In reference to claim 20, Honsinger teaches wherein the non-signaling layer includes at least one ground layer plane and a plurality of signal traces (Figure 1 and column 3 line 64 – column 4 line 33).

In reference to claim 21, Honsinger teaches wherein the conductive plane includes a ground plane (Figure 1 and column 3 line 64 – column 4 line 33).

In reference to claim 22, Honsinger teaches wherein the conductive plane includes a power plane (Figure 1 and column 3 line 64 – column 4 line 33).

Response to Arguments

Applicant's arguments filed 19 March 2004 have been fully considered but they are not persuasive. Applicant argues that neither Sharma nor Honsinger teach a non-signaling layer having a voltage reference signal trace. Both Sharma and Honsinger teach voltage reference layer. These are non-signaling layers made up entirely of voltage reference signal traces. Accordingly, both Sharma and Honsinger teach a non-signaling layer having a voltage reference signal trace.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., reducing/preventing interference between a voltage reference signal trace and other signal traces) are not recited in the rejected claim(s). Although the claims are

Application/Control Number: 10/063,737

Art Unit: 2825

interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brandon W Bowers whose telephone number is (571)272-1888. The examiner can normally be reached on 8:30 am until 5:00 pm Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571)272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 6

Application/Control Number: 10/063,737

Art Unit: 2825

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

BWB

LEIGH M. GARBOWSKI PRIMARY EXAMINER